ECE 241F – Digital Systems

Fall 2019 – B. Korst, B. Wang

Basic Information

Instructors and Lecture Information

<table>
<thead>
<tr>
<th>Section</th>
<th>L101</th>
<th>L102</th>
<th>L103</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instructor</td>
<td>Belinda Wang</td>
<td>Belinda Wang</td>
<td>Bruno Korst</td>
</tr>
<tr>
<td>Office</td>
<td>GB 250</td>
<td>GB 250</td>
<td>PT374D</td>
</tr>
<tr>
<td>Phone</td>
<td>416-978-5543</td>
<td>416-978-5543</td>
<td>416-978-1180</td>
</tr>
<tr>
<td>Email</td>
<td><a href="mailto:belinda.wang@utoronto.ca">belinda.wang@utoronto.ca</a></td>
<td><a href="mailto:belinda.wang@utoronto.ca">belinda.wang@utoronto.ca</a></td>
<td><a href="mailto:bkf@ece.toronto.edu">bkf@ece.toronto.edu</a></td>
</tr>
</tbody>
</table>

Lecture Rooms/Times

<table>
<thead>
<tr>
<th>Lecture</th>
<th>M 11-12</th>
<th>M 1-2</th>
<th>M 1-2</th>
<th>M 1-2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rooms/Times</td>
<td>MC254</td>
<td>MC252</td>
<td>MC252</td>
<td>MC252</td>
</tr>
<tr>
<td>W 11-12</td>
<td>W 2-3</td>
<td>BA1130</td>
<td>Tu 2-3</td>
<td>MC252</td>
</tr>
<tr>
<td>Th 11-12</td>
<td>MC254</td>
<td>Th 2-3</td>
<td>BA1130</td>
<td>Th 1-2</td>
</tr>
</tbody>
</table>

Calendar Description (3/3m/-/0.50)

Digital logic circuit design with substantial hands-on laboratory work. Algebraic and truth table representation of logic functions and variables. Optimizations of combinational logic, using “don’t cares.” Multi-level logic optimization. Transistor-level design of logic gates; propagation delay and timing of gates and circuits. The Verilog hardware description language. Memory in digital circuits, including latches, clocked flip-flops, and Static Random Access Memory. Set-up and hold times of sequential logic. Finite state machines - design and implementation. Binary number representation, hardware addition and multiplication. Tri-state gates, and multiplexers. There is a major lab component using Field-Programmable Gate Arrays (FPGAs) and associated computer-aided design software.

Learning Objectives

Learn the types of logic gates, rules of Boolean algebra and methods for minimizing logic expressions and then create logic expressions from word descriptions to determine and draw minimized logic circuits.

Learn about storage elements, such as latches, flip flops and memories, and then use them to create registers, counters, and memories in the labs.

Learn about finite state machines and how they are synthesized, and then use them to control datapaths as part of the lab exercises.

Learn about number representations, adders and multipliers and build arithmetic circuits as part of the lab exercises.

Given example working Verilog code and Verilog skeleton code, write Verilog circuit descriptions that are simulated using Modelsim and compiled and synthesized using Quartus for testing on an FPGA board.

From word descriptions of problems, create hardware designs that are implemented in Verilog and tested on an FPGA board.

Learn about logic delays and timing requirements for flip flops and determine the maximum
frequency of operation for circuits.

Learn basic properties of MOS transistors, circuits for basic and complex gates and design simple transistor-level logic circuits.

**Informal Tutorial**
There will be seven informal (optional) tutorials held on Mondays at 6-7pm starting, Sept. 16; room is GB119. These tutorials will be held before each of the labs to give some guidance on the lab preparation. We plan to have those tutorials recorded and made available online and our past experience is that most watch it that way. More details will be posted online when available.

**Grading**

<table>
<thead>
<tr>
<th></th>
<th>Labs 10%</th>
<th>Project 10%</th>
<th>Midterm 30%</th>
<th>Exam 50%</th>
</tr>
</thead>
</table>

**Web Page:**
Quercus Portal – mainly for grades, secure stuff
www.piazza.com – discussion board, handouts – see Quercus announcement for details

**Midterm**
Date/time is Tuesday, October 15 from 6-8pm. same conditions as exam.

**Exam**
Type D – examiner specified aids: One single sheet of letter size paper (8.5x11 inch) with any notes of your own choosing. Both sides may be used. You may print the sheet instead of writing it. No calculators, no cell phones.

**Recommended Text**
Title: Fundamentals of Digital Logic with Verilog Design, 3rd Edition
Authors: Stephen Brown and Zvonko Vranesic
Publisher: McGraw-Hill
ISBN: 0073380547

**Running CAD Software at Home**
See the page on CAD software to find out how to obtain the software for your computer and what kind of computer is required.

**Missing Term Work Accommodation**
If you missed any lab or project session, or the midterm test, file a petition according to faculty guidelines. Upon approval of your petition, the missed lab or project grades will be redistributed to the completed lab or project sessions, and the midterm grades will be pushed to the final exam.

**Teaching Staff and Student Liaison**
Jin Hee Kim (jhk.kim@mail.utoronto.ca) is the head TA for the course.
ECE 241F - Digital Systems - Course Outline

Goals

1. To understand basic digital logic circuit design, optimization and concepts.
2. To become comfortable using Computer-Aided Design (CAD) tools in design.
3. To gain hands-on experience with the design and debug of digital systems, using programmable logic.

1. Introduction to Combinational Logic

   • switches and logic gates
   • logic functions, truth tables and variables
   • Boolean axioms and laws, sum of products, product of sums
   • simple algebraic minimization - making things cheaper with a new kind of algebra

2. Technology

   • logic voltage levels
   • transistors as a switch
   • NMOS and CMOS logic gates
   • real propagation delay, and timing diagrams, timing analysis of digital circuits
   • Field-Programmable Gate Arrays (FPGAs)
   • introduction to Verilog (a language for describing hardware) and CAD tools that implement hardware given the Verilog description language

3. Combinational Logic Optimization

   • minimization goals - speed and cost
   • Karnaugh Map optimization technique
   • optimization of logic that have “Don't Care” conditions
   • critical path through combinational logic
4. **Sequential Logic**
   - cross-coupled NOR/NAND gates basic latch
   - gated latch
   - Master-Slave D flip-flop
   - shift registers
   - counters
   - set-up & hold time, clock-to-Q

5. **Finite State Machines**
   - how logic is controlled
   - state diagrams
   - Moore-type state machines, Mealy-type machines
   - state machine synthesis
   - state machines in Verilog
   - state encoding and optimization

6. **Numbers and Arithmetic**
   - number representation, binary, ones & twos complement representation of negative numbers
   - basic adder/subtractor
   - carry look-ahead methods for fast addition
   - bit serial addition

7. **Miscellaneous**
   - multiplexors & tristate gates
   - multiplexors as logic; decoders
   - fanout-dependent delay
   - power dissipation, I/O devices and FPGAs
   - Static Random Access Memory (SRAM);
   - controller for digital display
   - de-bouncing mechanical switches
   - VGA display interface
The real learning in this course goes on in the laboratory where you design, build, test and fix real circuits. There are **seven mandatory** labs and you will have one 3-hour lab every week. You will work in groups of **two**.

There is also a project based on the material of this course that you will do with the same partner. This will take the three lab periods after the mandatory labs.

There are two parts to the lab experience: preparation, which you must do outside of the lab hours, and the actual implementation of circuits in the lab.

**Preparation**

Each lab usually requires you to do a significant amount of preparation, and is where you must do much of the work to understand the concepts. Preparation must be complete before the lab begins. Preparation will usually require design using the CAD software supplied. **Each partner in the group of 2 must perform and submit a separate preparation.** While it is acceptable to discuss your preparation with your partner, your work may not be copied from your partner; you will be required to explain your preparation. Please be aware that severe penalties will be imposed for copying of labs, as evidenced by an inability to explain the work given as preparation. It will be graded by the TAs at the beginning of the lab on the following basis:

<table>
<thead>
<tr>
<th>Judgement of TA</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>Did nothing, did not try or cannot explain anything</td>
<td>0</td>
</tr>
<tr>
<td>Below expectations - did not attempt at least one part of the prep or answers to questions show a lack of understanding of what is shown in the preparation</td>
<td>BE</td>
</tr>
<tr>
<td>Meets expectations - all parts attempted, looks like it is close to working in simulation, reasonable effort spent, answers to questions show knowledge about the design</td>
<td>ME</td>
</tr>
<tr>
<td>Above expectations - everything done with working simulations, preparation is neat, clear and well organized, code looks clear and understandable and has comments</td>
<td>AE</td>
</tr>
</tbody>
</table>
**In-Lab Work**

In each lab you will typically have to build a working circuit. Once this is done, for each such circuit, show it to your TA for grading:

<table>
<thead>
<tr>
<th>Judgement of TA</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>Did nothing, did not try</td>
<td>0</td>
</tr>
<tr>
<td>Nothing works, but tried</td>
<td>NW</td>
</tr>
<tr>
<td>Something works - Got at least one part working</td>
<td>SW</td>
</tr>
<tr>
<td>All works - Everything works as required</td>
<td>AW</td>
</tr>
</tbody>
</table>

Note: Although the lab portion of the course is worth only 10%, both the midterm and the final exam will contain questions directly related to skills learned in the lab.

**Asking Questions in the Lab**

The goal here is to help the TA assess your problem quickly and for you not to ask questions unless you have enough information to help the TA quickly assess what you are doing or need. It is important to be able to pose precise questions. "Help me, it does not work" is not precise! "I have tried these things, here's where it fails in simulation and here's the code. I think it should do this, but look at what it is doing. Can you help me understand why this does not work?" is a well-constructed question.

If you are having tool issues, the TA will try to help right away.

If your design is not working, the TA will want to see two things before attempting to help. This is to help the TA quickly understand your design.

1) You must have a schematic of your design. This is the quickest way for a TA to understand how your design is supposed to work. It can be hand drawn. The schematic should at least detail how all the modules are connected, as well as showing how the logic and registers are connected. An example schematic with corresponding code can be found at [http://www.eecg.toronto.edu/~pc/courses/241/schematic](http://www.eecg.toronto.edu/~pc/courses/241/schematic).

2) Simulation is the key to solving most bugs when your code is not working. It is not sufficient to say there is a bug and ask for it to be fixed. If you see a bug in simulation, it is actually a good thing! Wait until you have a bug and the simulation is perfect! You must have a simulation that demonstrates the bug. Show the last working point in the simulation and what is causing the bug. Be prepared to relate that point to the logic in your code where the bug is arising.
**Lab Workstation Number and Maintenance**
Each digital workstation that you’ll be sitting at has a number. Please use the same station each week. If a piece of equipment is not working, please tell a TA to tag the board with the problem and notify someone to have it repaired. Otherwise it will be broken the next time you need to use it!

**Lab Sections, Day Time and Location**

<table>
<thead>
<tr>
<th>Section</th>
<th>Day</th>
<th>Time</th>
<th>Location(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1,2</td>
<td>Wednesday</td>
<td>3pm – 6pm</td>
<td>BA 3145, 3155, 3165</td>
</tr>
<tr>
<td>3,4</td>
<td>Friday</td>
<td>3pm – 6pm</td>
<td>BA 3145, 3155, 3165</td>
</tr>
<tr>
<td>5,6</td>
<td>Friday</td>
<td>9am – noon</td>
<td>BA 3145, 3155, 3165</td>
</tr>
</tbody>
</table>

**Lab and Project Schedule for 2019**

See the ECE241 Syllabus document for the schedule.
ECE 241F - Digital Systems - Access to CAD Software

The lab in this course depends heavily on the use of Computer-Aided Design (CAD) software to implement the circuits, usually on a programmable logic device. We will be using Field-Programmable Gate Arrays (FPGAs) from Altera¹, and Altera’s Quartus Version 18.0 CAD software. You will be able to access this software in one of three ways:

1. **On your own home computer.**

   If you have a Windows 7 or 8.1 or 10, or a Linux-based home computer with 6-8 GB of physical RAM and about 40 GB of disk space, you can download the Quartus Prime Lite Edition Version 18.0 directly from the Intel web site. If you choose to do the download via the individual files make sure your installation also includes the ModelSim-Altera Starter Edition software and Cyclone V device support. In the lab, we will be using the full version of the software, but the Lite edition has all you need.


   While the recommendation for the Cyclone V device we are using is to have 6-8GB of physical memory, our designs will be small, so you should be able to get away with less. Worst case is that it runs slower… You can find specific details about recommended OS and system configurations at the download site.

   If you do not have this class of computer, you will be able to use the University’s machines instead.

2. **On the Windows Machines in the DSL lab – BA 3145, 3155, 3165**

   There are a total of one hundred Windows 10-based machines in the Bahen Centre labs with 16GB of memory. These will have the latest release of the full license (not the Lite edition) of Quartus 18.0 software installed on them. These machines will have access to your home directory on the ECE network. You will only have access to these labs during your scheduled lab periods.

3. **Other Windows Machines**

   The Quartus Prime Lite Edition Version 18.0 is also available in the FPGA Drop-in lab in BA3135. The FPGA Drop-in lab will have 40 stations with the same setup as the DSL labs, including the DE1-SoC board. These facilities are available outside lab hours. If you have your own board, you may connect it to the machines in the ECE Windows labs.

¹ Altera was acquired by Intel in 2015. If you see references to Intel FPGAs, that’s why.
ECE 241 Project

The Task
The purpose of the project is to:

1. Gain experience dealing with the design of a larger digital system, and to deal with the issues in going from a fuzzy simple specification (“make a digital toaster controller”) to an actual complete design. There is no substitute for experience!

2. Express your creativity by applying what you have learned in this course to a project of your own choosing.

You will design and implement a project of your own choosing that uses digital logic in some creative way. You may use any of the parts available in the lab, but are restricted to using just one of the Altera DE1-SoC boards. An important part of this lab is the creativity required to think up an interesting project, and then negotiate with a TA or instructor as to the final form of the project.

Originality/Uniqueness Approval
The first step in your project is to come up with an original idea. You must submit your idea in a 1-3 line description online for “originality” or “uniqueness” approval. More details on the process will be provided later. Please note that this approval is only the first step and only deals with the basic idea, and not the scope/effort required for the project; that comes next:

Before the First Project lab
You will submit a short project proposal of what your project is about. This should be a short description that gives:

- The basic idea of the project, and the basic function of your circuit.
- Describe the inputs and outputs, and give simple block diagrams describing how the various parts of your circuit interact.
- Your plan of action for each of the three lab periods - "milestones"
- Present this to your TA to get their opinion on whether the project is viable. This is just a check to make sure that you do not try something overly ambitious.

Demonstration and Report
You will demonstrate your project to your supervising TA in the final lab period, and will be required to provide a short report describing your project.