ECE342: Computer Hardware
Course Information Sheet
January 9, 2012

Instructors
Professor Stephen D. Brown
Course Coordinator
Lecture Section L0101
email: prof.brown@gmail.com

Dr. Tom Czajkowski
Lecture Section L0102
email: tczajkowski@gmail.com

Description
Computer Hardware (ECE342) course discusses the design of logic systems consisting both of hardware and software components. In this course, we continue the work began in ECE241 (Digital Systems) and discuss more advanced logic design techniques, covering multipliers, the use of Algorithmic State Machine charts to implement algorithms in hardware, and bus/interconnect interfaces. At the same time, we follow up on the topics covered in ECE243 (Computer Organization) and demonstrate how to build logic systems that contain both student-designed hardware components and a processor. We conclude this course with digital logic testing techniques such as path sensitizing.

To provide a valuable practical experience, the material introduced in this course is used in laboratories. There are six laboratory exercises in this course, ranging from fast multiplier design, through implementation of software algorithms as a hardware circuit, to the implementation of a computer system consisting of a student-designed simple processor and pre-made hardware components. This provides an experience of building a simple computer system from the ground up, covering the key concepts necessary to build such systems commercially. In each lab, students will use Verilog Hardware Description Language to implement their logic designs on a DE2 board. Some exercises will require students to also write assembly or C code when a processor is present in their design.

Lectures
In this course, there are three lectures per week for each section. The time and day of each lecture is summarized in the table below.

<table>
<thead>
<tr>
<th>Day</th>
<th>Professor Stephen D. Brown (L0101)</th>
<th>Dr. Tom Czajkowski (L0102)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Monday</td>
<td>4-6pm, GB248</td>
<td>12-2pm, GB244</td>
</tr>
<tr>
<td>Wednesday</td>
<td>4pm, GB248</td>
<td></td>
</tr>
<tr>
<td>Friday</td>
<td></td>
<td>12pm, GB248</td>
</tr>
</tbody>
</table>
Laboratories
The second component of this course is a set of laboratory assignments that are to be completed within the scheduled time. There are 3 hours of lab time allocated per week for each section, with a total of 9 weeks of laboratories. The laboratory times are listed in the table below.

<table>
<thead>
<tr>
<th>Time and Day</th>
<th>Practical Section P0101</th>
<th>Practical Section P0102</th>
<th>Practical Section P0103</th>
</tr>
</thead>
<tbody>
<tr>
<td>9am-12pm, Monday</td>
<td></td>
<td>BA3145,BA3155</td>
<td></td>
</tr>
<tr>
<td>9am-12pm, Wednesday</td>
<td>BA3135</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9am-12pm, Friday</td>
<td></td>
<td></td>
<td>BA3145,BA3155</td>
</tr>
</tbody>
</table>

The first laboratory session starts in the week of January 23\textsuperscript{th}, 2012.

Midterm Examination
The midterm examination date is currently set for the week of \textbf{February 27\textsuperscript{th}, 2012}. The exact day and time will be provided at a later date.

Grading
Student will be assigned a grade for performance in this course. The grade is composed of:
1. Laboratories (20%)
   - Lab 1 (1%) \(-\) 1 week
   - Lab 2 (2%) \(-\) 1 week
   - Lab 3 (3%) \(-\) 1 week
   - Lab 4 (4%) \(-\) 1 week
   - Lab 5 (4%) \(-\) 2 weeks
   - Lab 6 (6%) \(-\) 3 weeks
2. Midterm Exam (30%)
3. Final Exam (50%)

Textbook
\textbf{Fundamentals of Digital Logic with Verilog Design}, S. D. Brown and Z. G. Vranesic, McGraw-Hill Companies Inc.. Although the latest edition of the book is recommended, an earlier version will also be suitable.